• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Cannot plot most terminal currents (transient)

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 14569
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cannot plot most terminal currents (transient)

smiff
smiff over 5 years ago

For devices from our foundry's PDK, I cannot plot transistor terminal currents. I can plot at least one type of resistor terminal current.

To make this simpler, I cannot plot terminal currents for the analogLib ideal resistor (res).

Under Outputs->Save All, I have saved all signals, power signals and device currents. The subcircuit probe level is set to 10.

I select the terminal current in the calculator, using the tran tab, and 'it'. This puts the current in the stack:

IT("/R33/PLUS")

When I click Eval, I get this error:

Evaluation error(Unknown scalar data type: nil). Expression: IT("/REE/PLUS")

I'm using Virtuoso ADE 5.10.41.500.6.149

Any help will be greatly appreciated.

Steve

  • Cancel
Parents
  • smiff
    smiff over 5 years ago

    We figured it out. Updating the version of Spectre I was using fixed the problem.

    Thanks for reading, Steve

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • smiff
    smiff over 5 years ago

    We figured it out. Updating the version of Spectre I was using fixed the problem.

    Thanks for reading, Steve

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to smiff

    I should point out that setting subcktprobelvl (to a high number) is a very good way of significantly impacting the speed of the simulator. It causes an iprobe to be placed in series with every subckt terminal down through the hierarchy, which can massively increase the matrix size to be solved. Whilst iprobes themselves are not expensive components, have a lot of them can have a big effect. You're far better off asking to save the currents you actually need rather than saving a load of currents this way.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • smiff
    smiff over 5 years ago in reply to Andrew Beckett

    Thanks for that Andrew, I'll file that in 'things to not do'. In this case, I was trying all possibilities, will reduce.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information