• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How do make the clock 25% duty cycle with jitter capabi...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 16631
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How do make the clock 25% duty cycle with jitter capability

cADEUser
cADEUser over 5 years ago

How do make the clock 25% duty cycle. I am looking for creating 25% duty cycle ( or a certain High pulse width ) clock where I can add random and deterministic jitter. 

Hi Andrew,

My apology for not starting a new thread and just replying to an really old thread with the above question. Here I am starting a new thread on this. 

Your Answer on this :

In this case I'd suggest you use a "bit" source (the Source Type being bit):

It's not quite working. Here's what I have used : 

Since the fall edge sloe is not modified, you get a distorted waveform. How do we fix it ?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Two things:

    1. You've set the rise time not the rise delay, which is why this is not working as I showed it
    2. You've used the vbit component rather than vsource component. For some reason (an oversight) the rise delay and fall delay parameters were not added to the vbit component, so you will need to use vsource instead. Not sure why you did that given that I showed a vsource in my example.

    Note that I checked, and these parameters were added in IC6.1.6 ISR9 (6.1.6.500.9) and in MMSIM13.1 ISR9 - so have been there for some time.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • cADEUser
    cADEUser over 5 years ago in reply to Andrew Beckett

    Thanks Andrew. It's working fine now.  I was using vbit in my TB for other purpose and thought it would be the same as vsource with pattern=bit. It looks like vbit does not have the rise delay and I ended up mistakenly put that formula in rise time.  I changed to vsource with pattern=bit and put that it rise delay and it's working fine. Thanks a lot for your help. 

    Waveform with the fix : 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • cADEUser
    cADEUser over 5 years ago in reply to cADEUser

    BTW, I am suing this version. And the vbit in this version does not have "rise delay"/"fall delay". 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • cADEUser
    cADEUser over 5 years ago in reply to cADEUser

    BTW, I am suing this version. And the vbit in this version does not have "rise delay"/"fall delay". 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to cADEUser

    The vbit component doesn’t have these delay parameters in any version. Earlier today I filed an enhancement request to fix that so that it’s consistent with the vsource.

    Andrew. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information