• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Can I analyze LDE effects on finfet design using GPDK cds_ff_mpt_v_0...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 13132
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can I analyze LDE effects on finfet design using GPDK cds_ff_mpt_v_0.5

mehrnazi
mehrnazi over 5 years ago

hello. I want to measure the effects of layout dependent effects of analog circuit design (opamps) using finfet technology. I do have access to cds_ff_mpt_v_0.5 GPDK but in the description of this GPDK nothing  is mentioned about LDE effects. is there any way that I can use LDE analyzer in virtuoso for this PDK? Will I be able to see these affects in my simulations?

Thanks,

Mehrnaz

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information