• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Ascending to top level when a simulation is run

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 12765
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Ascending to top level when a simulation is run

BillContiCA
BillContiCA over 5 years ago

I’ve noticed that when I run a simulation using ADE Explorer, it automatically ascends to the top level of the simulation testbed. This is not always desired. For example, if you are looking at DC voltages and device operating points in a sub-circuit, ascending automatically to the top level means that you now have to descend back to the sub-circuit every time you run the simulation.  Is there a way to disable this behavior of automatically ascending to the top level when the simulation is run?

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information