• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. problem wih simulating symbols with cdf

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 16098
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problem wih simulating symbols with cdf

Skywalker121
Skywalker121 over 5 years ago

HI everyone,

I imported a standard cell library with spiceIn, and got many schematics corrosponding to defferent symbols.(device map: W w L l)

The cdl file contains some sub-circuits with parameters, as the first figure shows.

The circuits containing these sub-circuits are thus converted into schematics with symbols of corrresponding circuits, as the second figure shows

the sizes of the mosfets in the symbol circuit are correctly recorded in the cdf parameters of the symbol, as the next figure shows.

I tried to use these schematics for simulation ,but I need to set some parameter in ADE to make the circuit work.

The problem is that there are more than one symbols with the same four parameters "PW","PL","NW","NL", but the values are different. I can only set four parameter valuse in the ADE, thus setting all the symbols in the same way, which is wrong.

so how can I set all the sizes correctly during simulation?Or did I imported the cdl netlist in a wrong way?Aanyone can  help me with this? Thanks in advance!

  • Cancel
Parents
  • Skywalker121
    Skywalker121 over 5 years ago

    anyone met the same situation?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 5 years ago in reply to Skywalker121

    Dear Skywalker121,

    Skywalker121 said:

    he problem is that there are more than one symbols with the same four parameters "PW","PL","NW","NL", but the values are different. I can only set four parameter valuse in the ADE, thus setting all the symbols in the same way, which is wrong.

    so how can I set all the sizes correctly during simulation?Or did I imported the cdl netlist in a wrong way?Aanyone can  help me with this? Thanks in advance!

    I may understand your concern - and if so I apologize - but it seems you can set a unique numeric value to each of the four parameters for each subcircuit. If you would rather not set a numeric value to each, you can enter a new variable name. The variable can be used in your Assembler or Explorer simulations. Of course, a different set of 4 variables is required for each subcircuit if you wish each to be unique values. The fact that the CDF parameter names is the same for each symbol is not an issue and should not prevent you from setting the parameter differently between subcircuit instances.

    Does this make sense? as a means to check this, you can create a netlist from your schematic. The CDF parameter names will not show up in your list of parameters at the beginning of your input.scs.

    I hope I umderstood your question,

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Skywalker121
    Skywalker121 over 5 years ago in reply to ShawnLogan

    Dear ShawnLogan

    I created a netlist as u said, but the CDF parameter names showed up at the beginning of input.scs file. I dont know what is going on here...   :(

    // Generated for: spectre
    // Generated on: Jun 7 12:38:25 2020
    // Design library name: QVGA_V1A
    // Design cell name: SC_test
    // Design view name: schematic
    simulator lang=spectre
    global 0 GND! VDD!
    parameters NL NW PL PW
    include "/home/eng/designs/lib/HHGrace/Models/gd018.scs" section=tt

    // Library name: GSMC18_SC
    // Cell name: IVG
    // View name: schematic
    subckt IVG A GND! VDD! Z
    MN0 (Z A GND! GND!) NCH w=(220n) l=NL as=194f ad=194f ps=1.84u \
    pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 misfactor=1
    MP0 (VDD! A Z VDD!) PCH w=(220n) l=PL as=194f ad=194f ps=1.84u \
    pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 misfactor=1
    ends IVG
    // End of subcircuit definition.

    // Library name: GSMC18_SC
    // Cell name: AND2HD2X
    // View name: schematic
    subckt AND2HD2X A B Z
    XI2 (NET26 GND! VDD! Z) IVG
    MP1 (VDD! B NET26 VDD!) PCH w=(8E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MP0 (VDD! A NET26 VDD!) PCH w=(8E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MN0 (NET26 B NET6 GND!) NCH w=(6.6E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MN1 (NET6 A GND! GND!) NCH w=(6.6E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    ends AND2HD2X
    // End of subcircuit definition.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Skywalker121
    Skywalker121 over 5 years ago in reply to ShawnLogan

    Dear ShawnLogan

    I created a netlist as u said, but the CDF parameter names showed up at the beginning of input.scs file. I dont know what is going on here...   :(

    // Generated for: spectre
    // Generated on: Jun 7 12:38:25 2020
    // Design library name: QVGA_V1A
    // Design cell name: SC_test
    // Design view name: schematic
    simulator lang=spectre
    global 0 GND! VDD!
    parameters NL NW PL PW
    include "/home/eng/designs/lib/HHGrace/Models/gd018.scs" section=tt

    // Library name: GSMC18_SC
    // Cell name: IVG
    // View name: schematic
    subckt IVG A GND! VDD! Z
    MN0 (Z A GND! GND!) NCH w=(220n) l=NL as=194f ad=194f ps=1.84u \
    pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 misfactor=1
    MP0 (VDD! A Z VDD!) PCH w=(220n) l=PL as=194f ad=194f ps=1.84u \
    pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 misfactor=1
    ends IVG
    // End of subcircuit definition.

    // Library name: GSMC18_SC
    // Cell name: AND2HD2X
    // View name: schematic
    subckt AND2HD2X A B Z
    XI2 (NET26 GND! VDD! Z) IVG
    MP1 (VDD! B NET26 VDD!) PCH w=(8E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MP0 (VDD! A NET26 VDD!) PCH w=(8E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MN0 (NET26 B NET6 GND!) NCH w=(6.6E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    MN1 (NET6 A GND! GND!) NCH w=(6.6E-07) l=1.8E-07 as=194f ad=194f \
    ps=1.84u pd=1.84u count=(1)*(1) nrd=1.31818 nrs=1.31818 \
    misfactor=1
    ends AND2HD2X
    // End of subcircuit definition.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information