Stats

Locked Locked
Replies 0
Subscribers 125
Views 12527
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Difference between mustJoinNet() and joinableNet() commands in Assura

I have two vss! pins at the top level of the chip which are supposed to be separate on the top level of the chip. But they both short to the P substrate of the chip. Eventually they will be shorted on the PCB. I tried changing the names of one of the pins from vss! to VSS_QUIET. I still get an LVS mismatch probably because they both are shorted through the P substrate. I changed the pin name back to vss!. That doesn't provide an LVS match either. If I use the joinableNets( cell(root) "vss!") command I get an LVS match. But if I use the mustJoinNet( cell(root) "vss!") I do not get an LVS match. What's the difference between the two commands? Which one is applicable in this situation?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.