• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. A problem with ports mismatch in LVS

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 28018
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

A problem with ports mismatch in LVS

Hamid67
Hamid67 over 5 years ago

Hi

I am working by xfab 0.35um technology to design an op-amp but I have encountered with a problem. When I want to run LVS through calibre an error is appeared "different numbers of ports". The ports of schematic are recognized but for layout shows zero ports. I should mention that the LVS is ok when I use assura and doesn't show any errors. For simplification I tried to test this issue only by using one nmos and one port but error still exists. The images of the simulation are attached. I would be thankful if anyone could help me.


Regards

  • Cancel
Parents
  • wgtkan
    wgtkan over 5 years ago

    Hamid67,

    I had similar issue like this in the past.  The disadvantage of calibre is that it is case sensitive. 

    This is how  you should fix it: 

    In calibre LVS, go to LVS options  and include tab, under include rule statement, write the following:

    SOURCE CASE YES
    LAYOUT CASE YES

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hamid67
    Hamid67 over 5 years ago in reply to wgtkan

    Thanks. I did what you said but the hasn't been removed.
    Regards,

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • wgtkan
    wgtkan over 5 years ago in reply to Hamid67

    Hamid67 

    You can’t leave the bulk, drain, and gate terminals floating.
    what error are you getting now?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • wgtkan
    wgtkan over 5 years ago in reply to Hamid67

    Hamid67 

    You can’t leave the bulk, drain, and gate terminals floating.
    what error are you getting now?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Hamid67
    Hamid67 over 5 years ago in reply to wgtkan

    I put pins for other terminals of mosfet. But there is a mismatch in number of ports, ports can't be identified by the layout as the below image.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Hamid67
    Hamid67 over 5 years ago in reply to Hamid67

    I found the solution. I had to change the label material from MET1  to CETXT. In this case error is removed and LVS is passed.
    Cheers,

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information