• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Create VDR Labels/Markers from Simulation Voltages

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 2363
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Create VDR Labels/Markers from Simulation Voltages

hchan
hchan over 5 years ago

I am trying to use the simulation-based Voltage Dependent Rules (VDR) flow for the 1st time.
Question: If I saved the Vmin/Vmax dataset from a EAD-enabled simulation of a TB, it creates 'constraint' view for the DUT. Why is that when the DUT layout view is opened in Layout XL, invoking Tools > VDR... > Create Labels/Voltages from Simulation Voltages...  The VDR form does not show any simulation datasets, even after clicking the Update button?

My Virtuoso version is ICADVM18.1 isr10.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information