Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 12936
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Different files formats needed for a complete IC and package design and verification flow

sidm

HI All,

Can anyone please let me know what are the different files (and their formats / extensions) required in a PDK to run a complete IC design flow in Virtuoso starting from schematic design to layout drc, pvs, quantus, voltus , voltus-fi, Electromagnetic simulations, package design ?

Or if I can be pointed to any document that explains all the different files formats needed to run the above flow that will be very helpful.

regards 

Parents
  • Alex9

    Same question here. Any help would be appreciated.

  • Andrew Beckett
    in reply to Alex9

    There's not really anything that completely covers this (it's a bit of a big question), but there is this useful document on developing PDKs for OA on support.cadence.com. After consulting that, if you need more detail, you will need to contact customer support or your account team.

    Andrew

Reply
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.