• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Creating a "virtual short" in simulations

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 126
  • Views 5105
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Creating a "virtual short" in simulations

jehh
jehh over 5 years ago

Hi,

In my APS simulations I have added some inductors from the analogLib (ind), to represent the effect of bond wires. These slow down the simulation, but is necessary in order to understand some dynamics.

In some situations I do not wishto test these dynamics, and was wondering if it is possible to specify that 'all inductors are shorted', or something of similar effect?

Br,
JEHH

  • Cancel
  • jehh
    jehh over 5 years ago in reply to Andrew Beckett

    Thank you, Andrew,

    I will do that.

    BR,

    JEHH

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information