• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Cadence post lpe netlist extraction simulation error

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 12894
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cadence post lpe netlist extraction simulation error

Purge2343
Purge2343 over 4 years ago

*Error* load: can't access file - "usr/work/pwilfred/.simrc"
*Error* load: can't access file - "usr/inits/simrc_alt/../.simrc"
*Error* Error during netlisting of design for the point ID (12 1).
("error" 0 t nil ("*Error* "))


*Error* load: can't access file - "/usr/inits/simrc_alt/../.simrc"
*Error* load: can't access file - "/iusr/simrc_alt/../.simrc"
*Error* Error during netlisting of design for the point ID (12 1).
("error" 0 t nil ("*Error* "))


ERROR (ADEXL-5012): While netlisting run Interactive.12, point 1, test pwilfredf:tb_enable_2.0:1, received error:
Netlist Error:
------------------------------

I have this following error while trying to run simulation in STAR rc netlist with spectre star in schematic

Kindly help me through 

  • Cancel
  • ShawnLogan
    ShawnLogan over 4 years ago

    Dear Purge2334,

    Well, I'm not sure of a lot about your environment  and settings. As a result, my comments may not be appropriate.Nevertheless, this netlisting error appears to be a result of a disk access issue. Is it possible that at the netlisting time, the files noted above were accessible? Might there have been a disk mount issue? Can you view the paths to the files? If this only occurs at only 1 simulation point and has not occurred previously for this extracted view based netlist, it seems likely the disk was not available at that time and became available later.

    If you are using Assembler/Explorer, consider manually creating a netlist using the same set of views for each element in your test bench and see if it is successful.

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information