Stats

Locked Locked
Replies 1
Subscribers 126
Views 11957
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC Error

Dear All,

Wish you are well. I am trying to meet the DRC errors of a layout pattern in FDSOI technology. I almost cleaned DRC errors but I faced only two errors about the maximum empty space as follow:

CxCFILL.W.1 ---> (GUARDEDG not GUARDRNG) sized by -1um not over Union (Ma_All, xxING, TGMOL, MXCRITEXCL, LOGOBND) maximum width for run length >= 5um, where x=1-6 and xx=BEOLPCL.

Actually, there is no much empty space in my layout and above error confused me. I know that each technology brings its own particular rules, but, similar errors might have been seen by someone in other nodes. It will be so appreciable if anyone can help me to clean these errors.

Cheers,

Hossein

antoniadm over 4 years ago

I have encountered the same error with Global Foundries 22nm FDSOI technology, did you find any solution? Thank you.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.