• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to save inherited pin current in ADE Assembler using...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 11289
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to save inherited pin current in ADE Assembler using AMS simulator

LukeAndrew
LukeAndrew over 4 years ago

I use inherited connections with explicit inherited pins in my design.
I am able to select these pins after selecting "To be saved..." in ADE Assembler outputs as usual.
When I simulate the circuit using Spectre simulator, currents flowing through these pins are saved as expected.

The problem occurs when I switch to ADE Assembler with AMS simulator (ADE Assembler + AMS + OSS-based netlister with irun).

Despite having set the option: "Save terminal currents: selected" and selecting these explicit inherited pins, nothing gets plotted when I try it. I get warnings like this:
Warning no "IT" data for node "/DUT/vddd"

However, I do not get such warning when I save and plot the current of standard pin. In such case everything gets saved and plotted properly.

I attach several screenhots with symbol and schematic fragments as well as settings.

UPDATE: I grepped the results folder using the name of one of the pins.

It seems that the software tries to add the probe, but there is an error.

*E,DBOBBD: Cannot create SHM probe for TOP_test.DUT.vdddb

Any help will be appreciated. Unfortunately, I have not found anything relevant in documentation, on the forum or Google.

Regards,
Lukasz

-----------------


I use the following software versions:
"@(#)$CDS: virtuoso version 6.1.7-64b 09/27/2016 19:46 (sjfhw302) $"
"sub-version  IC6.1.7-64b.500.7 "
MMSIM15.10.803
XCELIUM18.09

Symbol (fragment with explicit inherited pins):

Outputs (inherited pin current signals):

Save options (current: selected)

The exact search grep result is below:

egrep -r 'DUT.vdddb' .

./1/TOP_test/netlist/probe.tcl:probe -create -emptyok -database ams_database -flow {TOP_test.DUT.vdddb}
./1/TOP_test/psf/irun.log:xcelium> probe -create -emptyok -database ams_database -flow {TOP_test.DUT.vdddb}
./1/TOP_test/psf/irun.log:xmsim: *E,DBOBBD: Cannot create SHM probe for TOP_test.DUT.vdddb.
./1/TOP_test/psf/irun.err:xcelium> probe -create -emptyok -database ams_database -flow {TOP_test.DUT.vdddb}
./1/TOP_test/psf/irun.err:xmsim: *E,DBOBBD: Cannot create SHM probe for TOP_test.DUT.vdddb.
./1/TOP_test/psf/Job.log:\o ERROR (WIA-1006): Unable to plot expression <IT("/DUT/vdddb")>
./psf/TOP_test/netlist/probe.tcl:probe -create -emptyok -database ams_database -flow {TOP_test.DUT.vdddb}
./psf/TOP_test/psf/irun.log:xcelium> probe -create -emptyok -database ams_database -flow {TOP_test.DUT.vdddb}
./psf/TOP_test/psf/irun.log:xmsim: *E,DBOBBD: TOP_test.DUT.vdddb.

Tran options (nothing special here):

Pins on the schematic of the DUT (nothing special here):

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information