Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 18454
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Thermometer code

sidm

Hi All ,

Can someone suggest a way to generate a 6 bit Thermometer code to be used in ADE-XL simulations ?

I am using IC 6.1.8

Link to Thermometer code  example :

vlsiuniverse.blogspot.com/.../binary-to-thermometer-encoder.html

regards

Parents
  • ShawnLogan

    Dear sidm,

    I use an RTL description which I synthesized to create a schematic representation. The symbol is instantiated in the circuit in which I need a thermometer encoder.

    Shawn

  • Andrew Beckett
    in reply to ShawnLogan

    It also wouldn't be terribly difficult to write a Verilog-A module if you wanted this to be used in Spectre. Not clear precisely what you needed.

    Anyway, I was going to throw one together and then I decided that since you hadn't specified precisely what you wanted it for, I wasn't going to spend time writing it only to find that I'd done something other than your requirement. However, a google search found this example code.

    Andrew

  • ShawnLogan
    in reply to Andrew Beckett

    Dead sidm,

    Andrew, of course, is absolutely correct that a veriloga representation will provide an alternative solution!

    A second motivation for using a synthesized RTL representation is that in many applications the relative delay of the thermometer outputs must be considered, Specifically, any slew between the binary weighted inputs may result in skew between outputs and can lead to undesired behavior of the circuit the outputs are driving. By using a schematic representation, one can get a rough estimate of any output skew that may exist  and its impact on the following circuit under test.

    I hope this provides a little more insight into the motivation for my use of the RTL/synthesized based approach.

    Shawn

Reply
  • ShawnLogan
    in reply to Andrew Beckett

    Dead sidm,

    Andrew, of course, is absolutely correct that a veriloga representation will provide an alternative solution!

    A second motivation for using a synthesized RTL representation is that in many applications the relative delay of the thermometer outputs must be considered, Specifically, any slew between the binary weighted inputs may result in skew between outputs and can lead to undesired behavior of the circuit the outputs are driving. By using a schematic representation, one can get a rough estimate of any output skew that may exist  and its impact on the following circuit under test.

    I hope this provides a little more insight into the motivation for my use of the RTL/synthesized based approach.

    Shawn

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.