• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Issues in using a Verilog-A output as input to a Verilog...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 12979
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Issues in using a Verilog-A output as input to a Verilog-AMS block

RFStuff
RFStuff over 4 years ago

Dear All,

My test-bench has both Verilog-A and Verilog-AMS blocks.

The output of a Verilog-A block is used as input of one veriolg-AMS block.

I simply assigned the input of the Verilog-A block to the output of the AMS block. This I have done as :-->

input wreal data_in_from_verilog_a

output wreal data_out

..................

..................

assign data_out = data_in.

But, when I plot data_out, I see the output is staircase type (in other words it changes at certain discrete time instants).

I am not sure on what basis these discrete time points are decided. I have a clocked signal in side the Verilog-AMS block. But the events on this signal doesn't match with the discrete time points.

Could any body please tell how the AMS block decides the discrete time points for the output ?

Kind Regards,

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    This will be because an E2R (electrical to real) connectmodule is inserted between the electrical output of the Verilog-A and the real input of your VerilogAMS module. Because the wreal is discrete rather than solved this is done in a sampled way, and is controlled by the vdelta parameter of the (default) E2R connect module. If using that, then the default is to have the deltas in terms of changes of greater than vdelta, which will be set to vsup/64. You can control this via the IE card setup (Setup->Connect Rules/IE Setup), and ideally using the IE-card based choice there - this allows you to set the supplies easily for connect modules; vdelta is in the Advanced Setup/Extended section. There are also some time tolerance parameters - to understand them more, you can look at:

    <XCELIUM_OR_INCISIVE_INST_DIR>/tools/affirma_ams/etc/connect_lib/E2R.vams

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago in reply to Andrew Beckett

    You may find this useful too: FAQ: Frequently Asked Questions related to connect modules (CMs) / interface elements (IEs)

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information