• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. AGPDK cds_ff_mpt_v_1.0

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 10219
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AGPDK cds_ff_mpt_v_1.0

Vamshi S K
Vamshi S K over 4 years ago

I have asked to use only this Library(PDK) for designing few memory cells. And I have been asked to do it using FinFETs.I wanted to know if this PDK actually contains FinFETs because the name mentions it. But when I read the reference manual I couldn't find any reference to the word FinFET other than on the title page. So which cell is more suitable as a nFinFET and pFinFET.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    The document is full of the words "fin" and "fins" and "fin pitch". There are no non-FinFET transistors in the PDK (that would be odd, having a mix of FinFET and normal bulk MOS transistors) - if you'd used the library, and enabled categories in the library manager, you'd see there are standard vt (svt), low vt (lvt) and high vt (hvt) nmos and pmos FinFETs available. 

    The documentation is a little sparse for this PDK because it's a demonstrator and not a real-life process, but I don't really see why it would have to keep repeating the word FinFET to convince you! The layouts ought to be pretty obvious too...

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    The document is full of the words "fin" and "fins" and "fin pitch". There are no non-FinFET transistors in the PDK (that would be odd, having a mix of FinFET and normal bulk MOS transistors) - if you'd used the library, and enabled categories in the library manager, you'd see there are standard vt (svt), low vt (lvt) and high vt (hvt) nmos and pmos FinFETs available. 

    The documentation is a little sparse for this PDK because it's a demonstrator and not a real-life process, but I don't really see why it would have to keep repeating the word FinFET to convince you! The layouts ought to be pretty obvious too...

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information