Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 9621
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DC sweep with a static cap voltage

Darrell L

I am designing a RF power detection circuit with an auto zero function.  When the circuit is enabled it stores amplifier input offsets on capacitors which hold that voltage to cancel the offsets during normal operation.  I want to simulate this circuit over corners and Monte Carlo by letting the transient run and then capturing the voltage on the capacitors.  Then I want to run something like a DC sweep with the stored cap voltages unchanged.  I will also want to run PSS simulations with the same requirement that the cap voltage is not changed during the simulation. 

Is there any way to lock a capacitor voltage to some sampled value during a DC sweep or PSS simulation?  

Is there some better way to simulation this sort of operation?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.