Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 11438
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

conflict between schematic_pin view and symbol view

sidm

Hi All,

I have a testbench with config view. For many of the cells the config view is set to “schematic_pin”. The testbench used to simulate fine earlier but seems there have been some changes to the design and as a results creating the netlist for the testbench is throwing the below error.

ERROR (OSSHNL-912): Netlisting failed because terminal 'AVDD_INT_LV' specified in placed master 'ic_top/PLL_TOP/symbol' does not exist in switch master 'ic_top/PLL_TOP/schematic_pin'.

Should I regenerate the schematic_pin view , if so then how ?

thanks

  • I've no idea what a "schematic_pin" view is meant to be. Is it just a schematic with pins only (to effectively omit the block)? If so, then the pins need to match the symbol view and yes you should update the pins to match the symbol view. 

    As an alternative (if I've guessed what your purpose of using a "schematic_pin" view is), you could use "bind to open" in the hierarchy editor as a simpler method of omitting the instance or cell from the netlist. This then doesn't require any additional views to be created or maintained.

    Andrew

  • in reply to Andrew Beckett

    Thank Andrew, for the reply. Yes schematic_pin has only the pins in it and purpose is to avoid the transistors to simulate the top block with only the necessary cells that should retain the transistors. 

    Since the testbench is old so I am not sure how was the schematic_pin view was created. 

    I will try the "bind to open" method. 

    Also will be helpful if you can suggest a way to create a pin only view from the schematic ?

  • in reply to sidm
    sidm said:
    Also will be helpful if you can suggest a way to create a pin only view from the schematic ?

    Create->CellView->From CellView (in the schematic editor) and ask it to create another schematic (called schematic_pin). This will then create a schematic with the same pins as your current schematic. You could also do it from the symbol view.

    Andrew

  • in reply to Andrew Beckett

    Thank you very much Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.