Stats

Locked Locked
Replies 0
Subscribers 125
Views 2544
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generate FSDB/VCD waveform for AMS mixed signal simulation

I'm using IC617, AMS simulator. My netlist includes verilog, verilogams, veriloga, spectre..and real implementation

in my testbench, Block "stimulus" is verilog, and there is a "dumpfile()" in it. Is there a way to transform all signals to ditial signals, and save them in fsdb format?

for analog signal, just transform them to high/low, is it possible in Cadence AMS?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.