• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Post Layout simulation accuracy

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 127
  • Views 13767
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Post Layout simulation accuracy

Fatima65
Fatima65 over 4 years ago

Hi,

I have a circuit with the current level of Femto-amps. In the schematic everything is fine but after extraction, the result doesn't make sense. So I enabled the APS simulation mode with Conservative Error Preset and selected the Ultra Precision Analog option of post-layout settings. Now my question is since my signal level is in Femto-amp, should I also change the iabstol parameter in the simulator option from default of 1e-12 to 1e-15 or 1e-16 too? I saw some posts from Cadence saying I should keep the default values for reltol but what about iabstol when I am dealing with very low current levels?

Thanks,

Fatima

  • Cancel
Parents
  • MaximX
    MaximX over 4 years ago

    For very low DC current levels, your simulation results may be affected by parameter "gmin" - the default is (I think) 1e-12 S (or 1e12 Ohm - i.e. 1pA for 1V voltage).

    "gmin" is a resistor (conductance) that SPICE simulators connect between every node and the ground (to avoid nasty floating node problems, to have a deterministic and converging solution).

    Just set it to a different value - e.g. 1e-18 - and check if you a difference in your simulation results.

    Maxim

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
  • Fatima65
    Fatima65 over 4 years ago in reply to MaximX

    Thanks for replying Maxim. I did it but still, I see the unexpected output after extraction. I have also changed the iabstol to 1-15 ( it doesn't converge for lower iabstol). So in terms of accuracy, if I use these low Gmin and iabstol values, the accuracy of the results should be fine, right? Is there any other parameter that I should be aware of for a circuit with very low current inputs? As for my findings, the mom caps after extraction cause the problem. So now I need to be sure I have the simulation setup and parameters completely right.

    Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 4 years ago in reply to Fatima65

    Dear Fatima65,

    Fatima65 said:
    f I use these low Gmin and iabstol values, the accuracy of the results should be fine, right? Is there any other parameter that I should be aware of for a circuit with very low current inputs? As for my findings, the mom caps after extraction cause the problem. So now I need to be sure I have the simulation setup and parameters completely right.

    A few comments if I may....

    1. Are you sure your models support this level of accuracy? I would be very surprised i your PDK vendor guarantees a fA level of current accuracy. At the fA level, the presence of even ambient light will impact the currents and I can't imagine how the vendor could qualify any level of accuracy to this degree.  Have you inqured?

    2. You might examine the limits of SPICE accuracy in terms of its parameters at URL:

    https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwjP8aTkj_rxAhXLFVkFHU58B60QFjAGegQIDxAD&url=https%3A%2F%2Fdesigners-guide.org%2Fanalysis%2Fdg-spice%2FchA.pdf&usg=AOvVaw2r19Ksg3wDbO2TO5zaXaTP

    (section of Ken Kundert's book)

    Section A.2.1.1 speaks tp iabstol and its limits for a desired accuracy.

    3. One approach might be to run your simulation at a much higher temperature to determine if your currents are showing signficant increases, I assume the relationship with temperature is exponential.

    Shawn

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • ShawnLogan
    ShawnLogan over 4 years ago in reply to Fatima65

    Dear Fatima65,

    Fatima65 said:
    f I use these low Gmin and iabstol values, the accuracy of the results should be fine, right? Is there any other parameter that I should be aware of for a circuit with very low current inputs? As for my findings, the mom caps after extraction cause the problem. So now I need to be sure I have the simulation setup and parameters completely right.

    A few comments if I may....

    1. Are you sure your models support this level of accuracy? I would be very surprised i your PDK vendor guarantees a fA level of current accuracy. At the fA level, the presence of even ambient light will impact the currents and I can't imagine how the vendor could qualify any level of accuracy to this degree.  Have you inqured?

    2. You might examine the limits of SPICE accuracy in terms of its parameters at URL:

    https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=&ved=2ahUKEwjP8aTkj_rxAhXLFVkFHU58B60QFjAGegQIDxAD&url=https%3A%2F%2Fdesigners-guide.org%2Fanalysis%2Fdg-spice%2FchA.pdf&usg=AOvVaw2r19Ksg3wDbO2TO5zaXaTP

    (section of Ken Kundert's book)

    Section A.2.1.1 speaks tp iabstol and its limits for a desired accuracy.

    3. One approach might be to run your simulation at a much higher temperature to determine if your currents are showing signficant increases, I assume the relationship with temperature is exponential.

    Shawn

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information