• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Import several pwl signals through one file?

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 13386
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Import several pwl signals through one file?

Holz
Holz over 4 years ago

Hello everyone,

I'm trying to import 300 pwl signals as input of my circuit and run the simulation. I already know how to import single pwl signal as input (use vsource and select pwl file), but is it possible that I put 300 pwl signals in one csv file and import it, and after simulation, I can get 300 simulation results? I see someone has already asked about this two years ago https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/43338/how-we-can-use-the-single-vcvs-file-containing-n-waveforms-for-generating-the-n-voltage-waveform-sources-in-ade-x  Does is possible without writing Verilog A node now? I'm using IC6.1.8.

What I'm also considering is, since I already have 300 csv files of pwl, so I can set filename as global variable and do sweep simulation. Is it possible? 

Another question is, what does "pwl file as design var" means?

Thanks a lot for help!

Regards,

Holz

  • Cancel
Parents
  • Frank Wiedmann
    Frank Wiedmann over 4 years ago

    I suggest that you take a look at https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000006DdyOUAS (which is about the nport, but I would expect the pwl source to work in a similar way).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Holz
    Holz over 4 years ago in reply to Frank Wiedmann

    Hello sir,

    it seems like adexl doesn't support artMakeString when I try to use it in global variables. According to https://community.cadence.com/cadence_technology_forums/f/rf-design/36312/sweeping-nport-file-name-with-adexl , I tried to use sprintf to do filename sweep.

    However I get errors when I run the simulation, how can I fix it?

    Thanks a lot for help!

    Regards,

    Holz

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 4 years ago in reply to Holz

    Did you select "PWL File as Design Var?"

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Holz
    Holz over 4 years ago in reply to Frank Wiedmann

    I solve the problem, thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Holz
    Holz over 4 years ago in reply to Frank Wiedmann

    I solve the problem, thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information