• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. skipping digital registers in analog extracted simulati...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 9534
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

skipping digital registers in analog extracted simulations

Mohamayreh
Mohamayreh over 4 years ago

Hallo, 

I would like to simulate my design after layout. My design consists of a big analog part and a lot of shift registers that are used to configure the analog part.

Now I finished the layout of all components including analog and registers together. When performing analog extracted using quantus of the top level I can not longer configure the value of the registers since I can no longer set the cell view to veriloga in the config. Therefore I can only simulate the system with registers have a value of zero. 

Is there is a way to generated an analog extracted view without flattening the registers as well.

Thanks and regards

Mohammad

  • Cancel
  • ShawnLogan
    ShawnLogan over 4 years ago

    Dear Mohammed,

    Mohamayreh said:
    Is there is a way to generated an analog extracted view without flattening the registers as well.

    I'm not sure I fully understand how you set your registers if there are no external pins to them. However, I might suggest that you consider black boxing all the digital logic and then you can include a view within the extracted view for the block. Of course, you will LOSE all potential coupling and interaction issues between the two and this may not be acceptable . It is not uncommon to have coupling issues as a result of digital logic traces within an analog block.

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information