• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Liberate AMS GUI: arc present in log file, but not generated...

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 126
  • Views 12357
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Liberate AMS GUI: arc present in log file, but not generated in .lib file

stagro
stagro over 4 years ago

Liberate AMS GUI: arc present in log file, but not generated in .lib file


Hello,
I am using dynamic arc generation, Liberate AMS GUI.
I have problem that my two arcs, which are defined in Define Arcs tab are present in log file, with correct value compare to simulation, but these two arcs are missing in generated .lib file.

The log file shows this:


(AMS-info) - for arc:
  define_arc -type DELAY
    -when RST_A_B_1V8&!SM_1V8&ENA_1V8&!INTEST_1V8<6>&!INTEST_1V8<5>&COL_1V8<0>
    -pin BIT_O_1V8
    -pin_dir R
    -related_pin ROW_1V8<0>
    -related_pin_dir R
    -value {3.757736305e-08 }

  TABLE LINE(s): 30
  TABLE TIME(s): 1.550000000e-06 s
            -rel ROW_1V8<0> could not be reached in dynamic traversal
            This either means that chosen arc is false, activity information from fastsim is missing/improper or arc spans multiple clock cycles
            Please check table /proj/mem_onc18gen2_onipp_lv/workareas/fg87vf/liberate_ams/mem_onc18gen2_onipp_lv_sg_mem_onc18gen2_onipp_lv_16x16_schematic/C0/ams_reuse/ams_decks/tran.scs.timing.tbl at line: 30
            Trying to automatically recover ...

(AMS-info) - for arc:
  define_arc -type DELAY
    -when RST_A_B_1V8&!SM_1V8&ENA_1V8&!INTEST_1V8<6>&!INTEST_1V8<5>&COL_1V8<0>
    -pin BIT_O_1V8
    -pin_dir R
    -related_pin ROW_1V8<0>
    -related_pin_dir R
    -value {3.757736305e-08 }

  TABLE LINE(s): 30
  TABLE TIME(s): 1.550000000e-06 s
            -rel ROW_1V8<0> could not be reached in dynamic traversal
            This either means that chosen arc is false, activity information from fastsim is missing/improper or arc spans multiple clock cycles
            Please check table /proj/mem_onc18gen2_onipp_lv/workareas/fg87vf/liberate_ams/mem_onc18gen2_onipp_lv_sg_mem_onc18gen2_onipp_lv_16x16_schematic/C0/ams_reuse/ams_decks/tran.scs.timing.tbl at line: 28
            Trying to automatically recover ...
            ... could not recover; corresponding partition will be discarded and arc may be missing from final library

The same message is for the second arc.

Could anyone help what could be the cause of this error?

  • Cancel
Parents
  • Guangjun Cao
    Guangjun Cao over 4 years ago

    Would static mode work with your design?

    The message basically says the simulated waveform does not meet the expectation (s). You can check the simulation results at the time points according to the messages , is. Table/line.

    In most cases, you will need to use customer support with an full test case for an issue with liberate_ams.

    Regards,

    Guangjun

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • stagro
    stagro over 4 years ago in reply to Guangjun Cao

    Heloo Guangjun, thanks for the reply,

    I am using testbench and the time mentioned in log (3.757736305e-08) correspond exactly to the delay in testbench (when simulating using spectre). So the liberate ams tool found the arc, but from unknown reason he is not able to generate this delay in .lib.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Guangjun Cao
    Guangjun Cao over 4 years ago in reply to stagro

    Hi Stagro,

    Please contact customer support and provide a full test case for further investigation.

    Guangjun

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Guangjun Cao
    Guangjun Cao over 4 years ago in reply to stagro

    Hi Stagro,

    Please contact customer support and provide a full test case for further investigation.

    Guangjun

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information