Stats

  • Locked Locked
  • Replies 0
  • Subscribers 126
  • Views 8767
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pin size on CMOS circuit layout design

Senan

Hello,

I would like to ask you about the criteria of making the size of the pins in the layout design, mainly asking about the supply rails (VDD, GND).

I see from the IPs provided by the company they are covering the metal of the complete rail with the pins.

In my circuit I made the VDD pin just like small rectangular taking part from the VDD connection, I found during the post-layout simulation that the Cadence extraction tool start to consider the IR drop just after the pin, which means that if I covered the complete rail with the VDD pin then I will not have an IR drop. For me it looks like I am tricking the simulation or the reality.

I am using Cadence tools version IC6.1.8-64b.500.6 and assura

Thank you in advance

Best Regards

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.