• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Problem with terminals definition in a spice component

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 10376
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with terminals definition in a spice component

nasetrop
nasetrop over 3 years ago

Hi, I have to integrate in spectre  discrete models of transistor. I followed this guide (https://community.cadence.com/cadence_blogs_8/b/rf/posts/tip-of-the-week-how-to-simulate-a-subcircuit-netlist-with-spectre-in-ade) as indicated in many community post. I create a symbol view and a spectre view and I setup the CDF for this new cellview. The problem arrives when I try to create a netlist  the instance associated with this model includes 0 terminal, while in the CDF I indicate 6 terminals. So the simulations fail. I try to search for an advice on the community but I didn't solve the problem.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    Please show a screenshot of the symbol of the IBMG120R030M1H_L3 component and also the Tools->CDF->Edit form for the component with the Simulation Information tab displayed, and the simulator set to "Spectre" (it should be the "Base" CDF too that you show).

    We need to see what you've done to diagnose what's wrong.

    Thanks,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • nasetrop
    nasetrop over 3 years ago in reply to Andrew Beckett

    Thanks Andrew for the support. 

    Here there are the screenshots:

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 3 years ago in reply to nasetrop

    There are (at least) three things wrong here:

    1. The terminal names in the termOrder need to be the terminal names on symbol in the order they appear in the external subckt model. You have the termOrder names in uppercase, whereas they are called Drain, Gate, Source, Sense on your symbol
    2. There are only 4 terminals on the symbol, whereas I think you have 6 terminals on the subckt - presumably you'll need pins for these otherwise they won't be connected (and Spectre will error out because of that)
    3. The termMapping looks very odd - it's got spaces in it. The idea of termMapping is to allow mapping of a terminal to (usually) the pin number for the purposes of saving and plotting currents through that pin. It can be used with the terminal name, but unless saving of terminal names has been enabled this might work for saving but not for plotting. Anyway, that's a secondary issue.

    Regards,

    Andrew 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • nasetrop
    nasetrop over 3 years ago in reply to Andrew Beckett

    Thanks Andrew, now it works

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • nasetrop
    nasetrop over 3 years ago in reply to Andrew Beckett

    Thanks Andrew, now it works

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information