• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. probing internal bus

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 11367
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

probing internal bus

delgsy
delgsy over 3 years ago

Hello,

I would like to probe (EDIT: inject) 4 internal 8-bit buses from the testbench hierarchical level in post layout simulation.
In order to do this, i use multiple deepprobes and fill in the path manually. See the picture below.
I was wondering if there was a better solution than this.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    What are those blocks to the left of each "bank" that seem to be (I think, it's hard to see with the resolution) connected to the deepprobe points? Obviously if you are just "probing" the outputs (e.g. plotting in ADE) you don't really need to use deepprobe for that; only if you want to make a connection into the lower level cell (e.g. inject a signal or add a load of some sort) do you need such a probe.

    Andrew 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • delgsy
    delgsy over 3 years ago in reply to Andrew Beckett

    Those blocks are multibit blocks from analogLib. Yes, I would like to inject signal, i.e., voltage in this case.
    I have been walking with small stones in my shoes as well with probing/reading post layout results, but that is another story.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 3 years ago in reply to Andrew Beckett

    Dear delgsy,

    delgsy said:
    I would like to probe 4 internal 8-bit buses from the testbench hierarchical level in post layout simulation.

    As Andrew noted, if you simply want to observe the 8-bit buses within the hierarchy of an extracted view based netlist the use of a deep probe is not required. The same syntax you use for your deep probe instance to identify the internal net name can be used in a separate text file with a save statement that you can include in your netlist file.

    I don't know if you considered this option or if you feel it might be "a better solution". however, adding or removing an internal net to observe with a text file seems faster than making a schematic change to add or delete deep probe instances - at least from my perspective.

    If you are not familiar with how to use an include statement in ADE to add one or more save statements, There is a Rapid Adoption Kit (RAK) entitled "Using Spectre SAVE Effectively: RAK" that provides a good review of selecting saving nets in a simulation that also details the use of a file to contain the save statements (i.e., Action 22 on its page 19). The RAK is at the On-line support portal at URL:

    https://support.cadence.com/apex/articleattachmentportal?id=a1O0V00000910oxUAA&pageName=ArticleContent&attachId=0690V000004dkHEQAY&sq=null&caseSessionKey=null

    Of course, you have probably read the short article on the syntax required for a deepprobe instance at URL:

    https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009F8LPEA0&pageName=ArticleContent

    I hope I understood your question and that Andrew's and my suggestions provide some added insight delgsy!

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information