Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 7943
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LVS complaining about lower level hierarchal design

Senan

Hello,

I am at the chip level verification when the Assura LVS started to complain about mismatching in the lower level hierarchal design. To make it clear my highest chip-level design has four blocks connected together and to the PAD frame. The LVS complained about mismatching inside block1. 

However, I never go to higher-level design without checking the LVS of the individual blocks and performing the post-layout simulation on the extracted view. So for me, I already passed successfully the LVS and parasitic extraction of the block 1 with no error, why the LVS is complaining about it in the next level?

Since I am sure and confident about my design blocks, I may need to have a type of LVS that will not propagate to the lower hierarchal. only check the top level, I am not sure if the called LVS black box.

Thank you in advance for your help

Best Regards 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.