• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Generate layout from symbols with design variables

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 9269
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generate layout from symbols with design variables

James Yam
James Yam over 3 years ago

I created some schematic symbols which have some design variables (channel length pPar("L"), channel width pPar("W") ) of the MOSFETs being used inside the symbol). But when I generated a layout from this symbol (at a higher level schematic) through the "connectivity" in Virtuoso XL. The pcells could not shown correctly message ("Pcell Eval failed"). I have already set the parameter values of the symbols in the higher level scheamtic. But it seems that the parameter values could not be passed to the MOSFET devices inside the symbol during the layout generation.

What should I do?

  • Cancel
Parents
  • James Yam
    James Yam over 3 years ago

    Thanks Andrew, my problem was solved. I found the following request's solution which worked for me. For sharing.

    https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000002JngkEAC&pageName=ArticleContent&caseSessionKey=0053w000008kZa9AAE__20220525163022917

    In summary, in the .cdsinit and .cdsenv, adding the following statements:

    In .cdsenv, the syntax is: layoutXL lxEvalCDFCallbacks 'boolean t

    In .cdsinit or CIW, the syntax is: envSetVal("layoutXL" "lxEvalCDFCallbacks" 'boolean t )

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • James Yam
    James Yam over 3 years ago

    Thanks Andrew, my problem was solved. I found the following request's solution which worked for me. For sharing.

    https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000002JngkEAC&pageName=ArticleContent&caseSessionKey=0053w000008kZa9AAE__20220525163022917

    In summary, in the .cdsinit and .cdsenv, adding the following statements:

    In .cdsenv, the syntax is: layoutXL lxEvalCDFCallbacks 'boolean t

    In .cdsinit or CIW, the syntax is: envSetVal("layoutXL" "lxEvalCDFCallbacks" 'boolean t )

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information