Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 8173
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to have a scs file using a design variable or relative path

Pedro P

I have defined in maestro, under ams option ->  include options settings -> included options (-f) an options file that I use the following scs amsd file to define my interface elements.

amsd{

      ie connrules=connectLib.CR_ss_full mode=split discipline=logic

      ie net=tb_myTest.stim.VSEL rlo=3.0 rhi=3.0

}

I need to define the full path to the signal VSEL, tb_myTest.stim.VSEL

When I try to use only part of the path stim.VSEL , it does not work, although the scope is tb_myTest

Is there a way to be able to pass the first part of the path that corresponded to my test bench as a design variable from maestro , such that if I rename my testbench from  tb_myTest to any other name for this scs will still be valid and does not need to be modified ?

  • Andrew Beckett

    I don't believe this is possible (I didn't do a deep check due to lack of bandwidth at the moment) - I would suggest contacting customer support to confirm and maybe raise an enhancement request.

    Regards,

    Andrew

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.