• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. DRC Flat Hierarchical Errors

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 7616
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC Flat Hierarchical Errors

Kevin Buck
Kevin Buck over 3 years ago

Is there a cdsenv variable I can set to prevent the tool from making DRC errors displayed hierarchically? It's quite annoying that highlighting a DRC error in a sub-cell opens the sub-cell and makes the top cell read only and I'd like the option to disable this. The only variable I found that looked promising was pvsDecomposeFlat but that did not seem to work and there are also zero hits on the manual for this variable.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information