Stats

Locked Locked
Replies 6
Subscribers 126
Views 8700
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Navigator functioning improperly

Hello All,
I want to see my navigator functioning properly in the layout. Most of the time it isn't especially for subblocks.
For example, when I connect a net to other than directly over pin it shows an open connection. It resolves only when I connect it directly over the pin. I want the whole metal to recognize properly in the navigator.
The second thing it doesn't recognize the sub-level net properly as well.

Thanks in advance

Kevin Buck over 2 years ago

This is probably a better suited question for the Custom IC Design forum but this is the expected behavior of the Annotation Browser (I assume this is what you are referring to).
Cancel
Vote Up 0 Vote Down

Cancel
Andrew Beckett over 2 years ago in reply to Kevin Buck

The question is indeed rather unclear. Maybe you need to increase the extraction depth in the XL options to 1 so that it can extract connections to non-pin shapes? Given that your question is not clear, you would probably be better off contacting customer support.

Andrew
Cancel
Vote Up +1 Vote Down

Cancel
MDAdil over 2 years ago in reply to Andrew Beckett

How to increase the extraction depth in the XL? I think you got my point.
Cancel
Vote Up 0 Vote Down

Cancel
Andrew Beckett over 2 years ago in reply to MDAdil

In VLS XL, use Options->Connectivity, and then on the Connectivity tab, there's a field Extract connectivity to level which you can increase.

Andrew
Cancel
Vote Up 0 Vote Down

Cancel
MDAdil over 2 years ago in reply to Andrew Beckett

Thanks a lot.

Another thing, Is there any thread or tutorial or course for going through all the XL/EXL features?
Cancel
Vote Up 0 Vote Down

Cancel
Andrew Beckett over 2 years ago in reply to MDAdil
There are numerous Rapid Adoption Kits on the Cadence Online Support portal:

Introduction to Connectivity-Driven Design in VLS XL (IC6.1.8/ICADVM20.1)

ICADVM20.1 Virtuoso Design Planning and Analysis

Virtuoso Concurrent Layout Editing – Quick Start Guide

Virtuoso Concurrent Layout

ICADVM20.1: Simulation Driven Routing (SDR) (there are a few SDR RAKs so search in the RAKs at Resources->Rapid Adoption Kits)

Automated Device Level Placement & Routing Flow for Advanced Nodes (ICADVM20.1.ISR21)

This is just a small selection of the many rapid adoption kits available.

There is also free training available on http://support.cadence.com under Learning->Online Courses

Regards,

Andrew
Cancel
Vote Up +1 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.