Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 8303
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Saving output bus in ADE Explorer

Senan

Hello, 

I am using Cadence Virtuoso version 6.1.8-64 bit

I have small issue when I save output bus in ADE Explorer, that is:

I have 8 binary outputs, I send them after simulation to the Measurement > Analog to Digital Converter, then I choose to have them in Unsigned Decimal. The function works perfectly and I enjoy reading a number of outputs in one bus expression.

However, when I send the bus expression back to the ADE Explorer and save it, when I repeat the simulation the bus output are coming individually and kill the concept.

How can I fix it to have always data in one bus reading

Thank you in advance for your help

Regards

Parents
  • Andrew Beckett

    There's an existing change request for this, CCR 1732123, which unfortunately has not been fixed yet. The issue is that the "send to ADE" of the expression shows the wrong expression. It's something like this:

    awvCreateBus("outbus" list(awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<7:0>") nil nil 0.4 nil "centre")) "Unsigned Decimal")

    (notice the full bus in each bit) whereas it should be:

    awvCreateBus("outbus" list(awvAnalog2Digital(VT("/data<7>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<6>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<5>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<4>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<3>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<2>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<1>") nil nil 0.4 nil "centre") awvAnalog2Digital(VT("/data<0>") nil nil 0.4 nil "centre")) "Unsigned Decimal")

    Note that the individual bits are in each awvAnalog2Digital instead. Of course, your order may be the opposite.

    All you need to do is manually edit the expression after sending back to ADE, and then it should work fine.

    Andrew

  • Senan
    in reply to Andrew Beckett

    Dear Andrew,

    Your solution is perfect,

    I have changed it as you suggested and working fine

    Thank you very much for your kind help and fast response

    Have a nice time and best regards

Reply
  • Senan
    in reply to Andrew Beckett

    Dear Andrew,

    Your solution is perfect,

    I have changed it as you suggested and working fine

    Thank you very much for your kind help and fast response

    Have a nice time and best regards

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.