Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 6179
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

sah like functionality required

engg987

Hi There,

I want to implement a block using verilogA which can sample input analog voltage at very first edge of the clock and and retain if forever. sah does similar functioanlity but it updates output at every positive edge of clock.

Thank you

  • Andrew Beckett 
    `include "discipline.h"
`include "constants.h"

//--------------------
// sah_first (modified from sah_ideal in ahdlLib)
//
// -  ideal sample and hold amplifier
//
// vin:		[V,A]
// vclk:	[V,A]
// vout:	[V,A]
//
// INSTANCE parameters
//    vtrans_clk = transition voltage of the clock [V]
//   
// MODEL parameters
//    {none}
//
module sah_first(vin, vout, vclk);
input vin, vclk;
output vout;
electrical vin, vout, vclk;
parameter real vtrans_clk = 2.5;
integer count;
real vout_val;

	analog begin
		@ (cross(V(vclk) - vtrans_clk, 1.0))
		    if (count<1) begin
			vout_val = V(vin);
			count=count+1;
		    end
		V(vout) <+ vout_val ;
	end
endmodule

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.