• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. how to create a custom constraint group for Layout XL c...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 9758
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to create a custom constraint group for Layout XL connectivity

sc07734
sc07734 over 2 years ago

In my current design setup, Layout XL mistakenly understand a dummy Metal _exclude_ (aka dummy block) layer to be connected to any overlapping Metal drawing shapes (with same Metal number) and thus misassigns nets during layout editing. I'd like to solve it by ignoring (i.e. excluding) the "exclude" purpose in the constraint set which XL uses to extract connectivity.

I found that to work well when I manually used the Net Tracer and / or MarkNet tool. In these tools F3 options dialog allows to create a "Custom" edits to connectivity set where I can specify which 'purposes' I want to exclude. I added 'exclude' to the list of excluded purposes (the similarity in wording here is unintended).

In Layout XL Options dialog I don't have such Custom choice, and have to choose from 5 preset choices (virtuosoDefaultExtractorSetup, foundry, Recommended ...). I suspect that the constraint set choices I see are a part of the techfile for the PDK. I'm looking for a way to add some modification directive to the existing constraints to accomplish the above.

I also found that Constraint Manager Assistant has a dialog called Process Rule Editor. Under "tech" category I see a list of 5 constraints that match the ones seen in Layout XL connectivity options. But the details of these constraints are not editable under 'tech' category, nor am I able to add a new constraint group of my own.

Is there a recommended process for this? I have Virtuoso IC6.1.8-64b.500.26

Thank you!

  • Cancel
Parents
  • RobMan
    RobMan over 2 years ago

    The information is indeed compiled into the technology library constraint groups. If you cannot (or do not want to) edit the pdk technology library I recommend an incremental technology db (ITDB). Please refer to this article for information on this...

    How to override constraint groups defined in reference technology library in an Incremental Technology Database aka ITDB library structure (cadence.com)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • RobMan
    RobMan over 2 years ago

    The information is indeed compiled into the technology library constraint groups. If you cannot (or do not want to) edit the pdk technology library I recommend an incremental technology db (ITDB). Please refer to this article for information on this...

    How to override constraint groups defined in reference technology library in an Incremental Technology Database aka ITDB library structure (cadence.com)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information