Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 713
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Why VXL generates a pin with "1_" prefix?

kenc184

I have a layout which contains several global supplies. One of them "v_hv!" comes over to the layout with pin name "v_hv!" but terminal name "1_v_hv!".   This pin exists at several lower levels of the hierarchy, and comes over from schematic to layout via "generate" or "update" correctly in those sub blocks.  There is no repeat "v_hv!" pin in the schematic (and in any case I added another v_hv! pin experimentally, and it did not come over to the layout as 2_ or anything like that)

Anyone seen this before?

  • kenc184

    Aha, looks like I had the symbol pin defined as an inherited pin, and the schematic pin as a simple global. Changing the symbol pin  to a global seems to have fixed things.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.