• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. problem with CDF

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 6509
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problem with CDF

Mdad
Mdad over 2 years ago

I have an issue in my schematic. When I select a transistor, on the side window next to parameters a warning says that a function : "tsmcCdfFormInitCB" does not exist.

I checked CDF editor and it is a CDF form initialization procedure.

My guess is that the path to that script or function is not correct. 

Where can I find the correct path and how can I fix this error.

Thanks,

-Mehrdad

  • Cancel
Parents
  • ShawnLogan
    ShawnLogan over 2 years ago

    Dear mDad,

    Mdad said:

    When I select a transistor, on the side window next to parameters a warning says that a function : "tsmcCdfFormInitCB" does not exist.

    I checked CDF editor and it is a CDF form initialization procedure.

    My guess is that the path to that script or function is not correct. 

    Where can I find the correct path and how can I fix this error.

    I have a slightly different interpretation of the error you are displaying and a thought as to its origin. My impression is that the error does not indicate the function tsmcCdfFormInitCB() is not accessible, but rather the function was called and experienced an error for cell nth_ulvt_mac.

    A couple of thoughts came to mind when I examined your screenshot and error.

    1. First, it appears you are examining the properties of a device contained in a standard cell. In my experience with TSMC and their standard cells, the standard cells often use devices whose parameters are not consistent with their analog device models. In addition, if I recall for 3 nm, TSMC constrains the fin boundary for regions of standard cells. I am wondering if the procedure tsmcCdfFormInitCB() is failing as the properties of the device within the standard cell are not consistent with the rules of your fundamentally analog tsmc model library. To examine if this hypothesis is a  possibility, if you place a device from your 3 nm PDK library (tsmcN3) outside of the standard cell and query its properties, do you still experience the same error?

    2. I also noticed your query suggests that the device is a macrocell - not a "core" device model. In essence, a macro often contains a core device model and other components to represent analog effects (such a estimated gate resistance and layout capacitances). I may be wrong, but I never recall seeing devices within TSMC standard cells using macrocells. Hence, I am wondering if your standard cell schematic may be calling macrocell models and not core device models. 

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ShawnLogan
    ShawnLogan over 2 years ago

    Dear mDad,

    Mdad said:

    When I select a transistor, on the side window next to parameters a warning says that a function : "tsmcCdfFormInitCB" does not exist.

    I checked CDF editor and it is a CDF form initialization procedure.

    My guess is that the path to that script or function is not correct. 

    Where can I find the correct path and how can I fix this error.

    I have a slightly different interpretation of the error you are displaying and a thought as to its origin. My impression is that the error does not indicate the function tsmcCdfFormInitCB() is not accessible, but rather the function was called and experienced an error for cell nth_ulvt_mac.

    A couple of thoughts came to mind when I examined your screenshot and error.

    1. First, it appears you are examining the properties of a device contained in a standard cell. In my experience with TSMC and their standard cells, the standard cells often use devices whose parameters are not consistent with their analog device models. In addition, if I recall for 3 nm, TSMC constrains the fin boundary for regions of standard cells. I am wondering if the procedure tsmcCdfFormInitCB() is failing as the properties of the device within the standard cell are not consistent with the rules of your fundamentally analog tsmc model library. To examine if this hypothesis is a  possibility, if you place a device from your 3 nm PDK library (tsmcN3) outside of the standard cell and query its properties, do you still experience the same error?

    2. I also noticed your query suggests that the device is a macrocell - not a "core" device model. In essence, a macro often contains a core device model and other components to represent analog effects (such a estimated gate resistance and layout capacitances). I may be wrong, but I never recall seeing devices within TSMC standard cells using macrocells. Hence, I am wondering if your standard cell schematic may be calling macrocell models and not core device models. 

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 2 years ago in reply to ShawnLogan

    Normally with PDKs from that foundry, the callbacks and related code is loaded via the libInit.il in the tsmcN3 library. It sounds as if that hasn't happened - maybe the library has been moved elsewhere and either the libInit.il is missing or the skill directory relative to the library is missing (this is normally part of the original PDK).

    Either way, it's a PDK setup issue - you should check that the PDK is installed as the foundry provided it, or contact the foundry for support.

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information