• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. vbit pattern

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 6869
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

vbit pattern

JHC
JHC over 2 years ago

instead of defining a vbit pattern in a ADE library .scs file can the pattern be generated in the ADE schematic or as a parameter which can be modified during simulation?

  • Cancel
  • ShawnLogan
    ShawnLogan over 2 years ago

    Dear JHC,

    JHC said:
    or as a parameter which can be modified during simulation?

    If I understand correctly,  you would like a means to set the pattern as a design variable and then sweep the pattern design variable. If this is correct,  I'm not sure if you tried the methodology outlined at the On-line support site at URL:

    https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000nX1CEAU&pageName=ArticleContent

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information