• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to do parametric analysis in maestro

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 7182
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to do parametric analysis in maestro

designPMT
designPMT over 2 years ago

Hi,

I am trying to do parametric analysis on width of pmos by following steps

1. First i created a circuit using Ipar parameter

2. Created symbol and passed the parameters in CDF

Now I am using the the symbol to create new test bench and passing the parameters in maestro by selecting parameters of symbol passed in properties section . But I am getting following error

myckt.mpo effective width is off grid 1e-7(myckt is symbol instance name)

I am giving parametric range like 200n to 300n with 20 steps.

Thanks,

Manoj 

  • Cancel
Parents
  • ShawnLogan
    ShawnLogan over 2 years ago

    Dear Manoj,

    I am not sure what technology (PDK) you are using nor what specific technology node. Hence. my comment may not be relevant. Nevertheless, for many recent submicron technology nodes, the channel widths are discrete and a device can only be realized with specific values. Hence, when you attempt to simulate using effective widths of [200n, 210n, 220n...,290n,300n], some of the values may not be valid values for your pmos model. This might explain the error message "off grid" as it suggests some of the width values you are attempting to netlist and simulate  are not consistent with the allowed values.

    Does this make sense to you Mano? 

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ShawnLogan
    ShawnLogan over 2 years ago

    Dear Manoj,

    I am not sure what technology (PDK) you are using nor what specific technology node. Hence. my comment may not be relevant. Nevertheless, for many recent submicron technology nodes, the channel widths are discrete and a device can only be realized with specific values. Hence, when you attempt to simulate using effective widths of [200n, 210n, 220n...,290n,300n], some of the values may not be valid values for your pmos model. This might explain the error message "off grid" as it suggests some of the width values you are attempting to netlist and simulate  are not consistent with the allowed values.

    Does this make sense to you Mano? 

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information