• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Bulk Type Unavailable in Schematic L

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 5952
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Bulk Type Unavailable in Schematic L

abdallahelsayyed
abdallahelsayyed over 1 year ago

I'm using IC614 environment with a TSMC65N PDK, and the body type (integrated/detached) isn't shown when making the schematic, why is that? do I have to install the PDK again or is there some sort of configuration I have to make so I could show it?

  • Cancel
  • ShawnLogan
    ShawnLogan over 1 year ago

    Dear abdallahelsayyed,

    abdallahelsayyed said:
    I'm using IC614 environment with a TSMC65N PDK, and the body type (integrated/detached) isn't shown when making the schematic, why is that?

    I apologize, but it appears there is a body terminal from what I can see in your schematic. I've circled what appears to the substrate pin  (i.e., body) on the nmos and pmos devices. Am I misunderstanding your question?

    Let me add, however, that in my experience with the TSMC6r PDK, I believe there are a number of 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 1 year ago in reply to ShawnLogan

    Dear abdallahelsayyed,

    (My initial reply was prematurely posted when I logged in...I did not hit the "Reply" button yet, but it was posted nonetheless - sorry!)

    abdallahelsayyed said:
    I'm using IC614 environment with a TSMC65N PDK, and the body type (integrated/detached) isn't shown when making the schematic, why is that?

    I apologize, but it appears there is a body terminal from what I can see in your schematic. I've circled what appears to the substrate pin  (i.e., body) on the nmos and pmos devices. Am I misunderstanding your question? Perhaps you are indicating that the terminal is hardwired to the drain node for the pmos device and the source node for the nmos device?

    Figure 1

    Annotated copy of your screenshot with body terminals highlighted

    If so, let me add that in my experience with the TSMC65 PDK, there are a number of pmos and nmos devices symbols included in the kit for a given device. Each has a different model name and some include a distinct body terminal pin and others do not show a body pin at all (but it is connected to the positive supply for pmos devices and negative supply for nmos devices). As an example, in Figure 2, I show a 65 nm TSMC based nmos device that does have a distinct body terminal. Note that the name is "nah_lvt" and not simply "nch" as in your schematic. Have you checked your PDK to see if there are other MOS models for pmos and nmos devices other than "pct" and "nch" respectively?

    Figure 2

    Example 65 nm Schematic

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 1 year ago in reply to ShawnLogan

    Shawn, the question has nothing to do with the presence or otherwise of the bulk pin on the symbol. The question is about controlling the "bodytie" parameters on the device to say whether there is an "integrated" (misspelt as "integred") or "detached" well/bulk contact on the left or right side of the device.

    I checked with an old version of the PDK I happened to have (given that abdallahelsayyed is using an ancient IC version (IC614, really? That is going to be at least 10 years old), I thought that it might be OK). Anyway, in that PDK I see that the bodytie_typeL and bodytie_typeR parameters only show up in the layout editor; in some TSMC PDKs they have a checkbox to show layout parameters in the schematic, but not this one. Maybe a more recent N65 PDK might have this, but not in the version I tried nor in the version you're using.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information