• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Optimization of circuit structure

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 5146
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Optimization of circuit structure

patschouly
patschouly over 1 year ago

Is it possible to let the optimizer in ADE Assembler change the circuit structure? I recently had a few cases that I could have used that:

  • Ideal bias current for a current mirror in a current-starved ring oscillator. Here I placed several unit devices in series (virtually enlarging the mosfet length). I did some trial-and-error in order to find the right number of series divces, which worked, but I wondered if there is an automated way.
  • Finding the devices with the right treshold voltage: I had a source follower where I could see some dependence on the threshold voltage, but the lowest was not necessarily the best. I would like to try various device parameters additionally to different threshold voltages (something that is tied to the instance)

I'd be happy for any suggestions on how to efficiently do these kind of things.

Thanks,

Patrick

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 1 year ago

    Patrick,

    The only real way of doing this would be to have a schematic PCell for each case, Often that's available for series-connected devices in advanced nodes because they are commonly used, but would be not too difficult to create (particularly if you had PCell Designer). Similarly for the second, it would be possible to have a schematic PCell that morphed into one of a number of different VT transistors based on a parameter.

    Perhaps worth talking to customer support about though...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 1 year ago

    Patrick,

    The only real way of doing this would be to have a schematic PCell for each case, Often that's available for series-connected devices in advanced nodes because they are commonly used, but would be not too difficult to create (particularly if you had PCell Designer). Similarly for the second, it would be possible to have a schematic PCell that morphed into one of a number of different VT transistors based on a parameter.

    Perhaps worth talking to customer support about though...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information