Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 4649
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Bias setting of spectre

shareemotion 
Using Specter, we are extracting the capacitance information of the mosfet using captab. 

I connected the source to gnd and set it to 0V, but when I displayed it in verilog-a, it showed 0.5V. 

I reviewed the netlist and va files several times, but no unusual features were found. 

Why does the specter itself set the voltage like this?
Parents

  • You’ll need to share more information than this - what does the circuit look like? A picture of the schematic and also sharing the netlist would help. Also, what is in the Verilog-A model? I’m sure there’s a reason, but guessing what it might be from so little data is almost impossible…

Reply

  • You’ll need to share more information than this - what does the circuit look like? A picture of the schematic and also sharing the netlist would help. Also, what is in the Verilog-A model? I’m sure there’s a reason, but guessing what it might be from so little data is almost impossible…

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.