Stats

  • Locked Locked
  • Replies 1
  • Subscribers 126
  • Views 5035
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mismatch current Parameters for 65nm TSMC technology

Phd SA88

I am designing a current steering DAC based on technology TSMC 65 nm. I have a technology 65 nm CMOS TSMC in cadence. I asked how can i extract the mismatch technology parameters Avth and Aβ from this technology. I'm so gratefull if someone have these parameter send me a document.

Best Regards

  • To my knowledge, you cannot extract them directly since those are not physical transistor parameters. Maybe they are stored in a model file of your process. If you want to extract them with simulation, you could run a Monte Carlo analysis of a very simple circuit and check the Vth-variation and beta-variation manually. You can then use the Pelgrom theory to calculate the mismatch parameters based on the standard deviation and the size of your transistors.

    Anyway, mismatch parameters are usually written down in some form or another in the datasheet. Did you check the official manual of your TSMC process that you got along with the design kit?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.