Stats

Locked Locked
Replies 1
Subscribers 125
Views 3922
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to inquire the discipline of a specific net in an AMS simulation via systemVerilog

I am using $cgav in a systemVerilog test to get a voltage from and electrical node in an AMS simulation.

The AMS simulation in based on a HED config that could have a specific block either as a schematic or a model, where a specific net could be either electrical or wreal/logic, in which case $cgav will not do what is required.

Is there a way to read or inquire the discipline of a specific net, to then be able to use either $cgav or just to read the value of a discrete net ?

Andrew Beckett over 1 year ago

A similar question came up recently on the forums and I suggested this: Unified VerilogAMS monitor to probe electrical/real/wreal/logic signals in a test bench
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.