• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Importing Spectre netlist to generate schematic

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 3494
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Importing Spectre netlist to generate schematic

komal k
komal k over 1 year ago

Hi,

Overview : have written a spectre netlist with a SRAM cell as subckt. The netlist file consists of replica of this subckt [Example: Two SRAM cells].

Problem: When I am trying to import it from the CIW window, File->Import->spice (type of netlist = spectre), I need to do device mapping. How do I do it? I understand that I need to map the models in my netlist with the models specified in the PDK. Can someone please explain the meanings of terms highlighted in the image attached below and how do I do it?

I am using UMC 65nm. Please consider the example model NM0 -> in netlist and n_12_llhvt -> in the library

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information