• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Netlisting error: "skill error while formatting devices...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 1427
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Netlisting error: "skill error while formatting devices"

Affentanz
Affentanz over 1 year ago

Hey everyone,

I'm using ADE Assembler (IC23.1-64b.ISR2.29) to simulate an ADC, consisting of schematics and veriloga files. I'm also using a config view and a config sweep. Now some sweep points just fail to netlist (see below). This happens only some of the times, and often this can be "fixed" by changing the testbench's schematic (by adding or removing something), checking and saving, then doing view->update in the hierarchy editor and then rerunning the simulation. Also, if I right-click on the point in the results tab, I can Manage Point Result -> Open Debug Environment. Without changing any settings, if I do Simulation->Netlist->Create in this window, ADE netlists without any issues and simulates fine, too.

This is (part of) the Assembler Netlist Log:

\o generate netlist...
\o Loading hnlInit.cxt
\o Loading seCore.cxt
\o Begin Incremental Netlisting Jun 18 20:35:37 2024
\o
\e *Error* noname: Invalid string - t
\o ERROR (OSSHNL-411): Stopping netlisting due to SKILL error while formatting devices. To bypass this
\o check, set the environment variable oss.core stopNetlistingOnFormatterError
\o
\o End netlisting Jun 18 20:35:39 2024
\o ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
\o       ...unsuccessful.
\e *Error* failed at creating netlist

I've also tried settting the env variable mentioned in the log, however then the simulation fails because the generated netlist is missing a line (a subckt statement beginning).

If anyone can tell me how to fix this or further debug this, it'd be very appreciated.

Greetings

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information