• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. CMOS OPAMP Design

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 2542
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CMOS OPAMP Design

JA202409027521
JA202409027521 over 1 year ago

Placement of Dummy MOSFET in CMOS OPAMP Layout?

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 1 year ago

    You're not going to get an answer with a question like this. I have no clue what you're actually asking (it's not a question - it's a sentence with a question mark at the end, but you're not actually asking anything).

    Please read the Guidelines for the Custom IC Design Forum

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information