Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 2366
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generating input of schematic in cadence virtuoso using verilog.

AK202409055824

Dear All , 

 i am designing the schematic in cadence virtuoso after that at the point of applying inputs to the schematic, i am using vsource and other input sources. however i want to gennerate the schematic input (say input of inverter) using verilog in cadence for that i would like to ask how can i apply input to any schematic in cadence virtuoso using verilog.

Thank you.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.