• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Plotting DC results - bus Y values vs. bus X values

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 513
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Plotting DC results - bus Y values vs. bus X values

mikewu999
mikewu999 10 months ago

I have a simulation which produces output on two analog buses, call them X<0:1023> and Y<0:1023>. I would like to use Viva to plot the data in a Y vs. X format - plot the points (X[n],Y[n]) sweeping n from 0 to 1023. Is this possible? VIva does not seem to recognize buses as anything other than individual signals.

  • Cancel
  • mikewu999
    mikewu999 9 months ago

    No responses, so let me rephrase what I need to do. I have two analog buses of width W, X[0:W-1] and Y[0:W]-1, inside a Verilog-A module. I need to plot Y vs. X at a specified time during a transient analysis. Is this possible using Viva?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information