Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 3258
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Force virtuoso (Layout XL) to NOT create warning markers in design

CSCNalu

Hi

I have a rather strange question - is there a way to tell layout XL to NOT place the error/warning markers on a design when I open a cell?  I do a lot of my layout by using arrays from placed instances and create mosaics that completely ignore the metadata that Layout XL uses with its bindings with schematic (and instances get deleted etc. but I do like using it to generate all my pins etc.) and it's just really annoying when I open a design that I know is LVS clean and since the connectivity metadata is all screwed up (because I did not use it to actually complete the layout) I have a design that's just blinking at me at every gate, source and drain.  I typically delete them at the high level heirarchically but the second I go in and modify something and come back up it places all of them again.  I know that if I flatten all the p cells it goes away but sometimes it's nice to have that piece of metadata but that's about it.  Is there a way to "break" the features of XL like this?  I realize what a weird question this is but it's becoming more of an issue since we moved to IC 23 from IC 6 where there is no longer a layout L that I can use free from these annoyances that can't use any of the connectivity metadata.

Thanks

Chris

Parents

  • First; to comment on your description. Virtuoso Layout XL has never supported binding of mosaics to schematic instances which have differing connectivity. It's not really a case "ignoring" this information. It is not supported. My initial recommendation would be to use structures which are supported in this scenario such as Modgens or Group Arrays.

    With regard to the markers:

    Typically markers are generated when you run 'Check Against Source'. If you do not wish to see markers then avoid this action.

    A difference is in 23.1: There is an option to enable incremental 'Check Against Source'. This will run after every edit. Immediately adding markers for XL non-compliance. It is 'nil' by default. However if it is enabled in your environment...

        envSetVal("layoutXL" "incrementalCas" 'boolean t)

    An alternative is to disable the connectivity source.

      Connectivity -> Update -> Connectivity Reference...

    Disable the schematic view. However, there are many advantages to connectivity driven layout. I would refer to my recommendation to follow the supported methodologies.

    Also, if you have markers you wish to remove this can be done from the Annotation Browser or Verify -> Markers -> Delete/Delete All

  • in reply to RobMan

    Correction..

        envSetVal("layoutXL" "incrementalCas" 'boolean nil)

    to disable incremental check against source.

Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.