• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Clicking Check and Save in Verilog Editor of Virtuoso returns...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 125
  • Views 1294
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clicking Check and Save in Verilog Editor of Virtuoso returns error 'Extract Failed for Cellview"

DK202409295316
DK202409295316 10 months ago

I created a new Verilog cellview in the library I usually use in Virtuoso, and wrote the following code:

module digitalinverter (Vin,Vout);
    input wire Vin;
    output wire Vout;

    assign Vout=~Vin;

endmodule

However, when I go to click the "Build a database of instances, nets, and pins found in file," I get the following popup, as well as the pasted CIW output.

CIW Output:

(TE-4223): Extracting cellview 'FA24SP25Analog digitalinverter functional' ...
Loading hdlPkg.cxt
ERROR (TIVLOG-43): The module 'digitalinverter' is not found in the source file inside the cellview 'FA24SP25Analog digitalinverter functional'.
Correct the module name in the source file or rename the cell to resolve the error.
ERROR (TIVLOG-34): Unable to parse the file, '/home/dgk64/SKY130_PDK/FA24SP25Analog/digitalinverter/functional/verilog.v', for cellview '(FA24SP25Analog digitalinverter functional)'.

ERROR (TI-7001): Cannot load the connectivity information for cellview 'FA24SP25Analog/digitalinverter/functional' in text file
'/home/dgk64/SKY130_PDK/FA24SP25Analog/digitalinverter/functional/verilog.v'.
Verilog *E,PARSEERR: Either there are parsing errors or cell digitalinverter
                    is not found in /home/dgk64/SKY130_PDK/FA24SP25Analog/digitalinverter/functional/verilog.v
                    file.
*WARNING* (TE-4309): Extract failed for cellview 'FA24SP25Analog digitalinverter functional'

The below is also what I have in my source file that I run before launching Virtuoso, in case that is relevant here:

#Cadence Virtuoso
module load cadence/cadence
module load cadence/innovus
#For parasitic extraction:
export ASSURAHOME=/opt/cadence/assura
export PATH=$ASSURAHOME/tools/bin:$PATH
export QRC_HOME=/opt/cadence/EXT152
export PATH=$QRC_HOME/bin:$QRC_HOME/tools/bin:$PATH
export PATH=/opt/cadence/SPECTRE231/bin:$PATH
unset OA_HOME
#
export CDS_Netlisting_Mode=Analog
# SKY130 Specific Pegasus
export OA_HOME=~/SKY130_PDK/oa
export PEGASUS_DRC=~/SKY130_PDK/sky130_release/Sky130_DRC
export PEGASUS_LVS=~/SKY130_PDK/sky130_release/Sky130_LVS
~                                                               

Thank you in advance!

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information